

FIELD EMISSION DEVICE HAVING INSULATED COLUMN LINES AND METHOD OF MANUFACTURE

5 Field of the Invention

The present invention relates generally to flat panel displays and, more particularly, to field emission devices ("FEDs") and methods for manufacturing the same.

10 Background of the Invention

As is well known, FED technology operates on the principle of cathodoluminescent phosphors being excited by cold cathode field emission electrons. FIGURE 1 is a simplified illustration of a representative portion of a prior art FED device 10. In general, the FED device 10 comprises a cathode assembly 6 and an anode assembly 8 separated from each other by spacers 4.

The cathode assembly 6 is typically manufactured using conventional photolithographic processes to form successively defined features on a substrate or baseplate 12. In general, a conductive emitter electrode structure 14 is first formed on the substrate 12. Next, a resistive layer 15 is deposited over the conductive structure 14. A pattern of spaced-apart conical cold cathode emitter tips or micropoints 18 is then formed on the substrate, followed by a dielectric structure 20 and a conductive grid structure 22.

The substrate or baseplate 12 is typically formed of glass. The conductive structure 14 may be formed of a metal. The micropoints may be constructed of a number of materials such as, e.g., silicon or molybdenum.

The conductive structure 14 with the covering resistive layer 15 encircles the emitters 18 of a pixel group (described below). The portions of the conductive

EXPRESS MAIL LABEL NO. EL171836148 US
DATE OF DEPOSIT AUGUST 26, 1999

structure 14 shown in FIGURE 1 are thus electrically connected and form a column line, which is part of an addressable matrix as will be described below.

The resistive layer 15 comprising, e.g., amorphous silicon, covers the top and sides of the conductive structure 14. As shown, the outer sides of the base of each conical micropoint 18 are in contact with the resistive layer covering the conductive structure 14. The resistive layer 15 separates the conductive structure 14 from the micropoints 18 and helps prevent damage to the tips of the micropoint emitters 18.

After the micropoints 18 have been formed on the base plate 12, a dielectric layer is deposited over the micropoints 18 and the resistive layer 15. The dielectric layer, which is later formed into the dielectric structure 20, may comprise silicon dioxide or other materials. Next, a conductive layer is deposited over the dielectric layer. This conductive layer, which is later formed into the extraction grid structure 22, may be made from a variety of materials including chromium, molybdenum and doped polysilicon. Then, using a photolithography/etch process, the dielectric layer and the conductive layer are etched to form the dielectric and extraction structures 20, 22, respectively, which surround, but are spaced away from the micropoints 18 as shown in FIGURE 1.

The extraction structure 22 forms a low potential anode that is used to extract electrons from the micropoints 18. The extraction structure has a grid construction comprising multiple row lines that are orthogonal to the column lines formed by the conductive structure 14. The row and column lines are part of the addressable matrix as described below.

The anode assembly 8 usually has a transparent (e.g., glass) substrate 24 and a transparent conductive layer 26 formed over the substrate 24 (on the side facing cathode assembly 6). A black matrix grill 25 is formed over the conductive layer 26 to define pixel regions 28, in which a cathodoluminescent coating is deposited.

The anode assembly 8 is typically manufactured using conventional

photolithography processes to form successively defined features on the lower (as shown in FIGURE 1) surface of the transparent substrate 24, starting with transparent conductive layer 26. The next features usually formed are the spacers 4, which project downwardly (e.g., about 150 microns) from conductive layer 26. The black matrix grill 25 is then formed defining the pixel regions 28, in which phosphor material is deposited.

When assembled, the anode assembly 8 is positioned a predetermined distance from the cathode assembly 6 (and from micropoint emitters 18) by the spacers 4.

10 A power supply 30 is electrically coupled to the conductive layer 26 of the anode assembly 8 and to the conductive layer 14 (at the base of the micropoint emitters 18) and the conductive grid structure 22 of the cathode assembly 6. A vacuum in the space between cathode 6 and anode 8 facilitates travel of electrons emitted from the micropoints 18 towards the pixel regions 28 to impact the pixel regions. The emitted electrons strike the cathodoluminescent coating in the pixel regions 28, which emits light to form a video image on a display screen formed by the anode 8.

15 The visible display of the FED 10 is normally arranged as a matrix of pixels, one of which (32) is shown in FIGURE 1. Each pixel in the display is typically associated with a group of micropoint emitters, with all emitters in a group being dedicated to controlling the brightness of their associated pixel. For example, FIGURE 1 shows a single pixel 32, with the pixel being associated with emitters 18. For convenience of illustration, FIGURE 1 shows a line of four emitters as being associated with the single pixel 32. Pixel 32 could be a single pixel of a black and white display or a single red, green, or blue dot associated with a single pixel of a color display.

25 The row lines of the extraction structure 22 and the column lines of the

emitter electrode structure 14 form an addressing matrix for selectively activating pixels. Normally, the row and column lines are arranged so that the emitters associated with one pixel can be controlled independently of all other emitters in the display and so that all emitters associated with a single pixel are controlled in unison. In operation, a row signal activates a single conductive row line within the extraction grid 22, while a column signal activates a conductive column line within the emitter base electrode 14. At the intersection of an activated column and an activated row, a grid-to-emitter voltage differential sufficient to induce field emission will exist, causing illumination of a respective pixel.

Conventional photolithography processes are typically used to fabricate the various structures (e.g., the conductive strips 14) of the FED 10.

It has been found in prior art FEDs that the addressing column line structure 14 sometimes electrically shorts to the row line structure 22. Such electrical shorting degrades the quality of the display and can even make the FED inoperative. The shorting is believed to result from manufacturing flaws in FEDs. For example, intrinsic defects in the dielectric structure 20 may effectively form conductive paths between the column addressing line and the grid. In addition, variations in the substrate and grid surfaces that cause the surfaces to be closer than intended may also cause shorting. A need therefore exists for an improved FED construction that significantly reduces the possibility of electrical shorting between column and row lines.

Brief Summary of the Invention

The present invention is directed to an FED that has a cathode assembly containing an improved addressing column line structure. The addressing column line structure includes a conductive structure formed on a substrate. A resistive layer is formed over the conductive structure, and an insulator layer is formed partly over the resistive layer. Electrical contact between the base of the emitter tips and the addressing column line is achieved through lateral sides of the conductive structure not covered by the insulator layer. The insulator layer helps reduce the possibility of electrical shorts between the column line and the row line structure of the cathode assembly. The insulator layer on top of the addressing column line will allow the use of a thinner subsequent dielectric layer. This thinner dielectric layer, which supports the grid, will provide a lower RC time constant and help achieve better video rate operation. The thinner dielectric layer also will result in smaller grid openings above the tips. This will provide for better beam spots, and, therefore, better image resolution. The thinner dielectric layer will require less applied voltage to extract electrons from the emitter tips, resulting in lower power consumption for the FED.

These and other advantages of the present invention will become readily apparent from the following detailed description wherein embodiments of the invention are shown and described by way of illustration of the best mode of the invention. As will be realized, the invention is capable of other and different embodiments, and its several details may be capable of modifications in various respects, all without departing from the invention. Accordingly, the drawings and description are to be regarded as illustrative in nature and not in a restrictive or limiting sense with the scope of the application being indicated in the claims.

Brief Description of the Drawings

For a fuller understanding of the nature and objects of the present invention, reference should be made to the following detailed description taken in connection with the accompanying drawings wherein:

5 FIGURE 1 is a cross-section view of a portion of an exemplary prior art FED;

 FIGURE 2 is an enlarged cross-section view of a part of an FED in accordance with the invention which illustrates a portion of an insulated addressing column line and also the lateral contact between the base of the emitter tips and the addressing column line; and

10 FIGURE 3 is perspective view of a portion of the FED partly broken away to illustrate the inventive addressing column line structure in greater detail.

100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000

Detailed Description of the Preferred Embodiments

The present invention is directed to an improved FED, in which column addressing lines are insulated to reduce the possibility of shorting and to provide other benefits. FIGURES 2 and 3 show a small portion of the cathode assembly of an FED 100 illustrating the inventive column addressing line structure 102.

The inventive column line structure 102 (a small portion of which is shown) is preferably formed on a substrate or baseplate 104 of the cathode assembly. The column line structure 102 comprises a conductive layer 106, a resistive layer 108, and an insulator layer 110.

The conductive layer 106 is preferably formed like the layer 14 of the FED 10 of FIGURE 1. It may comprise a variety of conductive materials including metals. For example, the conductive layer 106 may comprise an aluminum layer having a thickness of about 1000 Å.

The resistive layer 108 is preferably similar to the resistive layer 15 in FIGURE 1 in that it covers the top and sides (as shown in the drawings) of the conductive layer 106. The resistive layer 108 may comprise various materials including silicon. For instance, the resistive layer 108 may be boron doped silicon having a thickness also of about 1000 Å.

The insulator layer 110 has higher resistivity than the resistive layer 108. It is preferably formed to cover just the top of the resistive layer. If the insulator layer 110 also covered an entire side of the resistor layer 108, then the insulator layer 110 might interfere with electrical communication between the conductive layer 106 and the adjacent emitter 112. Therefore, as shown in FIGURES 2 and 3, insulator layer 110 preferably covers the top and not the sides of the resistive layer 108. However, in an alternative embodiment, the insulator layer 110 could also cover selected portions of the sides of the resistive layer 108.

The insulator layer 110 may be made of various insulative materials including, e.g., silicon dioxide or silicon nitride. The insulator layer 110 may have a thickness of about 1000 Å. The combination of resistive layer 108 and insulator layer 110 together preferably introduce a substantial amount of resistivity, preferably, in excess of 1 megaohm between conductive layer 106 and the grid 116.

5 The insulator layer 110 is to assist in reducing shorts between the addressing column line and the row lines on the grid. The dielectric layer 114 is used to support the grid 116 above the emitter tips 112. It is to be understood that the insulator layer 110 and the dielectric layer 114 may be made of the same or different material and
10 still be within the scope of the present invention. Regardless of whether the same or different materials are used, as will be discussed below, the insulator layer 110 and the dielectric layer 114 are preferably separately formed. The insulator layer 110 reduces the possibility of shorting between the addressing column line structure and the row line structure, which as previously discussed may result from, e.g.,
15 intrinsic defects in the dielectric structure or unintended variations in spacing between the substrate and grid surfaces.

It should be recognized that a variety of alternative materials of different thicknesses may be used for the conductive layer 106, the resistive layer 108, and the insulative layer 110.

20 The improved addressing line structure 102 is preferably fabricated as follows. First, the conductive layer 106 is formed on the baseplate 104 using conventional photolithography techniques. Specifically, a layer of material from which the structure 106 is to be formed is first deposited on the baseplate 104 using conventional deposition techniques. Then, using conventional a
25 photolithography/etch/strip sequence, the conductive layer structure 106 is formed.

Thereafter, the resistive and insulative layers 108, 110 are formed. First, a layer of material from which the resistive layer 108 is formed is deposited over the pattern of conductive strips 106. Then, a layer of material from which the insulator layer 110 is formed is deposited over the layer of resistive material. Next, using a conventional photolithography/etch/strip sequence, the resistive layer 108 and insulator layer 110 are formed on the conductive layer structure 106.

To complete fabrication of the cathode assembly, the micropoint emitters 112, the dielectric structure 114, and the conductive grid structure 116 are then formed preferably using conventional photolithography techniques. The micropoint emitters 112 are preferably formed such that the addressing line structure 102 is disposed around (and in contact with) adjacent micropoint emitters 112 associated with a given pixel. The insulating layer deposited over the resistive layer 108, which covers the conductive structure 106, does not affect the electrical relationship between the conductive structure 106 and the adjacent emitters 112 because the sides of the addressing line structure 102 in contact with the emitters are not insulated.

The cathode assembly formed with the inventive column addressing line structure can be assembled with a conventional anode assembly like that shown in FIGURE 1 to form an FED.

Adding the insulating layer 110 to the addressing lines requires one additional deposition step in FED fabrication, namely the step of depositing the insulating layer 110 on top of the resistor layer 108. However, no extra photolithography sequences are required for forming the insulating structure 110 because the insulator and resistor layers 110, 108 are etched from a single mask pattern. This is possible because when viewed from the top, in the preferred embodiment of the addressing line, (as shown in FIGURE 2) the outer edges of the insulating structure 110 and the underlying resistive layer structure 108 are

substantially aligned, i.e., the insulator structure 110 substantially exactly overlies the resistor layer 108. Therefore, no extra photolithography (or masking) steps are needed, which are well known to be costly, complex and time consuming.

Many variations of the above-described preferred embodiments are possible.

- 5 For example, one alternative embodiment might include more layers than the above-described combination of an insulator layer 110 and a resistive layer 108. For example, multiple resistive layers, could be layered on top of one another to form a suitably high series resistance.

- 10 It has been found that by insulating column addressing lines in accordance with the invention, there is a significantly reduced possibility of shorting between column and row lines when the FED is in use.

- The insulated column line structure also provides other advantages. For instance, addition of the insulative layer 110 increases the distance between the conductive layer 106 and the grid structure 116. This improves the FED's refresh rate by decreasing the associated RC constant. 'R' is the resistance of the conductive lines (both grid and column), and 'C' is the capacitance between a column line and the grid layer. C is proportional to A/d (where 'A' is a cross sectional area and 'd' is the distance between the plates). By increasing d, C is reduced, which thereby reduces the RC constant. The reduced RC time constant will assist in achieving a better video rate operation of the display.
- 15
20

Other benefits of the invention include an ability to use thinner dielectric layers 114, which allows smaller cavity openings around the emitter tip to be constructed. This consequently reduces the beam spot and improves display images.

- 25 Having described embodiments of the present invention, it should be apparent that modifications can be made without departing from the scope of the present invention.